



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/870,449	06/01/2001	Michael Catherwood	18153.0035	8451

23517 7590 03/17/2004

SWIDLER BERLIN SHEREFF FRIEDMAN, LLP  
3000 K STREET, NW  
BOX IP  
WASHINGTON, DC 20007

EXAMINER

THAI, XUAN MARIAN

ART UNIT	PAPER NUMBER
----------	--------------

2111

DATE MAILED: 03/17/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

Application No.

09/870,449

Applicant(s)

CATHERWOOD ET AL.

Examiner

XUAN M. THAI

Art Unit

2111

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 01 June 2001.  
2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.  
3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-15 is/are pending in the application.  
4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.  
6) ☒ Claim(s) 1-15 is/are rejected.  
7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.  
8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.  
10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☐ All b) ☐ Some \* c) ☐ None of:  
1. ☐ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  
\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)  
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)  
3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date 4.  
4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.  
5) ☐ Notice of Informal Patent Application (PTO-152)  
6) ☐ Other: \_\_\_\_\_.

## DETAILED ACTION

### *Claim Rejections - 35 USC § 112*

1. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

2. Claims 11-15 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

3. Claim 11 recites the limitation "the determining " in line 3. There is insufficient antecedent basis for this limitation in the claim. Claims 12-15 are dependent from claim 11; therefore, they also inherit the deficiencies of claim 11.

### *Claim Rejections - 35 USC § 102*

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the

Art Unit: 2111

international application designated the United States and was published under Article 21(2) of such treaty in the English language.

5. Claims 1-7 are rejected under 35 U.S.C. 102(b) as being anticipated by Yasuda. (USPN 5,611,061).

As per claim 1, Yasuda discloses the claimed invention including a method for processing a low-overhead interrupt, comprising: detecting the occurrence of an interrupt condition that requires servicing (interrupt demand; col. 4, lines 55-62); determining that the interrupt condition corresponds to a fast interrupt (decodes; col. 6, lines 50-54); loading a first instruction of an interrupt service routine (ISR) into an instruction register for immediate execution (col. 4, lines 66-67; col. 5, lines 1-4; col. 5, lines 8-10); loading an address of a second instruction within the ISR into a program counter (Figs. 6A and 6B); and fetching the second ISR instruction while executing the first ISR instruction (Figs. 6A and 6B; col. 4, lines 38-55).

As per claim 2, Yasuda discloses the method according to claim 1, further comprising: storing contents of a prefetch register into a holding register based on the determining (counter 11 and holding register 12; col. 4, lines 38-55).

As per claim 3, Yasuda discloses the method according to claim 1, further comprising: storing a program counter value and a status register value onto a stack based on the determining (col. 4, lines 63-66; col. 5, lines 5-7).

Art Unit: 2111

As per claim 4, Yasuda discloses the method according to claim 3, further comprising: executing remaining instructions in the ISR; and returning from the ISR (col. 5, lines 8-20 and 48-52).

As per claim 5, Yasuda discloses the method according to claim 4, wherein the returning comprises: restoring an instruction from the holding register into the prefetch register (col. 5, lines 20-58).

As per claim 6, Yasuda discloses the method according to claim 5, wherein the returning further comprises popping a program counter value and a status register value from a stack and storing them into respective program counter and status registers (col. 5, lines 20-58).

As per claim 7, Yasuda discloses the method according to claim 6, further comprising executing the instruction restored to the prefetch register and fetching the next instruction for execution based on the status register and the program counter register (col. 5, lines 20-58).

6. Claims 1-15 are rejected under 35 U.S.C. 102(e) as being anticipated by Laurenti et al. (USPN 6,658,578; Laurenti).

As per claim 1, Laurenti discloses the claimed invention including a method for processing a low-overhead interrupt, comprising: detecting the occurrence of an interrupt

Art Unit: 2111

condition that requires servicing (interrupt acknowledging; col. 123-124); determining that the interrupt condition corresponds to a fast interrupt (decodes; fast devices; col. 152); loading a first instruction of an interrupt service routine (ISR) into an instruction register for immediate execution (col. 124, lines 37+; col. 125, lines 17-18); loading an address of a second instruction within the ISR into a program counter (col. 262); and fetching the second ISR instruction while executing the first ISR instruction (prefetch; col. 11, lines 44 et seq. ; Table 1; parallelism; see also col. 124, lines 65 et seq.; col. 125, lines 3 et seq.).

As per claim 2, Laurenti discloses the method according to claim 1, further comprising: storing contents of a prefetch register into a holding register based on the determining (e.g. IFGxx flag register; col. 123, lines 37-42).

As per claim 3, Laurenti discloses the method according to claim 1, further comprising: storing a program counter value and a status register value onto a stack based on the determining (e.g. col. 125, lines 26-38).

As per claim 4, Laurenti discloses the method according to claim 3, further comprising: executing remaining instructions in the ISR; and returning from the ISR (col. 263).

As per claim 5, Laurenti discloses the method according to claim 4, wherein the returning comprises: restoring an instruction from the holding register into the prefetch register (col. 125, lines 22-30; col. 263).

As per claim 6, Laurenti discloses the method according to claim 5, wherein the returning further comprises popping a program counter value and a status register value from a stack and storing them into respective program counter and status registers (col. 125, lines 22-30; col. 263).

As per claim 7, Laurenti discloses the method according to claim 6, further comprising executing the instruction restored to the prefetch register and fetching the next instruction for execution based on the status register and the program counter register (col. 125, lines 22-38; col. 263).

As per claim 8, Laurenti discloses the method according to claim 7, wherein the status register after the returning from the ISR indicates that a repeat instruction is being processed and wherein a loop counter is decremented after executing the instruction restored to the prefetch register (repeat, loops and nested loops are supported in the Laurenti system; see col. 263, lines 1 et seq.; col. 265).

As per claim 9, Laurenti discloses a processor (100) for handling low-overhead interrupts, comprising: a first interrupt instruction register (106) storing the first interrupt instruction of a plurality of interrupt service routines; a holding register (e.g. IFGxx flag register; col. 123, lines 37-42); an interrupt vector register (col. 8, lines 64-65; col. 123, lines 52-60); a program counter (e.g. PC register; or 532, 536, 530, 534; col. 10, lines 5-20; col. 125, line 3); and interrupt logic coupled to the registers, upon an interrupt, the

· Art Unit: 2111

interrupt logic a) loading a first instruction of an interrupt service routine (ISR) from the first interrupt instruction register into an instruction register for immediate execution (col. 124, lines 37+; col. 125, lines 17-18) and b) loading an address of a second instruction within the ISR into the program counter based on the interrupt vector register and executing the ISR (prefetch; col. 11, lines 44 et seq. ; Table 1; parallelism; see also col. 124, lines 65 et seq.; col. 125, lines 3 et seq.).

As per claim 10, Laurenti discloses the processor according to claim 9, wherein the interrupt logic further c) stores the next instruction for regular execution upon return from the interrupt into a holding register (prefetch; col. 125, lines 26-30).

As per claim 11, Laurenti discloses the processor according to claim 9, wherein the interrupt logic further stores a program counter value and a status register value onto a stack (e.g. col. 125, lines 33-38).

As per claim 12, Laurenti discloses the processor according to claim 11, wherein the interrupt logic causes a return from the ISR at the end of the ISR (col. 125, lines 22-30).

As per claim 13, Laurenti discloses the processor according to claim 12, wherein upon the return, the interrupt logic restores an instruction from the holding register into a register for execution (col. 125, lines 22-30).



· Art Unit: 2111

As per claim 14, Laurenti discloses the processor according to claim 13, wherein upon the return the interrupt logic further pops a program counter value and a status register value from a stack and stores them respectively into the program counter and a status registers (col. 125, lines 22-38; col. 263).

As per claim 15, Laurenti discloses the processor according to claim 14, wherein the status register after the returning from the ISR indicates that a repeat instruction is being processed and wherein a loop counter is decremented after executing the instruction restored to the register (repeat, loops and nested loops are supported in the Laurenti system; see col. 263, lines 1 et seq.; col. 265).

7. Claims 1 and 2 are rejected under 35 U.S.C. 102(e) as being anticipated by Zaiki et al. (USPN 6,292,866; Zaiki).

As per claim 1, Zaiki discloses the claimed invention including a method for processing a low-overhead interrupt, comprising: detecting the occurrence of an interrupt condition that requires servicing (occurrence of interruption; Abstract; col. 6, lines 40-45); determining that the interrupt condition corresponds to a fast interrupt (decodes; analyze an accepted interruption; Abstract; col. 6, lines 40-45); loading a first instruction of an interrupt service routine (ISR) into an instruction register for immediate execution (specific address holding device operable to hold address information and control instruction execution; Abstract; col. 6, lines 14+); loading an address of a second instruction within the ISR into a program counter (prefetch address counter; fig. 1; col. 6,

Art Unit: 2111

lines 56-58; col. 7, lines 7-12); and fetching the second ISR instruction while executing the first ISR instruction (col. 8, lines 14-15; col. 9, lines 10-25).

As per claim 2, Zaiki discloses the method according to claim 1, further comprising: storing contents of a prefetch register into a holding register based on the determining (col. 9, lines 5-25).

***Claim Rejections - 35 USC § 103***

8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

9. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

10. Claims 3-4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Zaiki et al. (USPN 6,292,866; Zaiki) in view of Yasuda. (USPN 5,611,061).

• Art Unit: 2111

As per claim 3, Zaiki discloses the method according to claim 1. Zaiki further discloses that upon completion of interrupt processing, the processor resumes execution of the program from when it was interrupted (col. 2, lines 12-15) except for the storing of a program counter value and a status register value onto a stack based on the determining. Yasuda, in his teachings of the method and processor for processing interrupt demands, teaches that it is known to employ a program counter and status register and pushes (store) the values of these registers in a stack register when it is determined that an interrupt has occurred. (col. 4, lines 61-66; col. 5, lines 5-7). It would have been obvious to one of ordinary skill in the art to employ a program counter and status register and pushes (store) the values of these registers in a stack register when it is determined that an interrupt has occurred as taught by Yasuda in the system of Zaiki to derive at the claimed invention because Yasuda states that on termination of interrupt processing performed responsive to an interrupt demand, instructions specified by a return address data popped sequentially from the stack register are sequentially fetched and executed. Thus, the sequence of processing operations allowed by employing a program counter and status register in the method taught by Yasuda make it possible to accept the interrupt demand, to perform the interrupt processing and to return to the original processing program reliably after termination of the interrupt processing (col. 5, lines 20-58).

As per claim 4, Zaiki and Yasuda disclose the method according to claim 3, further comprising: executing remaining instructions in the ISR; and returning from the ISR (e.g. see Zaiki- col. 2, lines 12-15; Yasuda-col. 5, lines 8-20).

Art Unit: 2111

*Conclusion*

11. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. See attached Form PTO 892.

12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to XUAN M. THAI whose telephone number is 703-308-2064. The examiner can normally be reached on Monday to Friday from 8:30 A.M. to 5:00 P.M..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 703-305-4815. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



XUAN M. THAI  
Primary Examiner  
Art Unit 2111

XMT